

PMZ760SN

N-channel TrenchMOS standard level FET

Rev. 02 — 12 July 2007

Product data sheet

1. Product profile

1.1 General description

N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

1.2 Features

- Profile 55 % lower than SOT23
- Low on-state resistance
- Leadless package

- Footprint 90 % smaller than SOT23
- Fast switching
- Standard level compatible threshold

1.3 Applications

Driver circuits

Load switching in portable appliances

1.4 Quick reference data

- V_{DS} ≤ 60 V
- $R_{DSon} \le 900 \text{ m}\Omega$

- $I_D \le 1.22 \text{ A}$
- Arr P_{tot} \leq 2.50 W

2. Pinning information

Table	1. I	Pinni	ing
-------	------	-------	-----

Pin	Description	Simplified outline	Symbol
1	gate (G)		_
2	source (S)	1 3	D
3	drain (D)	2	
		Transparent top view	
		SOT883 (SC-101)	mbb076 S



N-channel TrenchMOS standard level FET

3. Ordering information

Table 2. Ordering information

Type number	Package				
	Name	Description	Version		
PMZ760SN	SC-101	leadless ultra small plastic package; 3 solder lands; body $1.0 \times 0.6 \times 0.5$ mm	SOT883		

4. Limiting values

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.


Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	60	V
V_{DGR}	drain-gate voltage (DC)	$25 ^{\circ}\text{C} \le \text{T}_{j} \le 150 ^{\circ}\text{C}; \text{R}_{\text{GS}} = 20 \text{k}\Omega$	-	60	V
V_{GS}	gate-source voltage		-	±20	V
I _D drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 2</u> and <u>3</u>	-	1.22	Α	
	$T_{mb} = 100 ^{\circ}\text{C}$; $V_{GS} = 10 \text{V}$; see Figure 2	-	0.77	Α	
I_{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see Figure 3	-	2.44	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>	-	2.50	W
T _{stg}	storage temperature		-55	+150	°C
Tj	junction temperature		-55	+150	°C
Source-	drain diode				
Is	source current	T _{mb} = 25 °C	-	1.22	Α
I _{SM}	peak source current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$	-	2.44	Α
Electros	tatic discharge				
V_{esd}	electrostatic discharge voltage	all pins			
		human body model; C = 100 pF; R = 1.5 k Ω	-	95	V
		machine model; C = 200 pF	-	50	V

N-channel TrenchMOS standard level FET




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100 \%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature



 T_{mb} = 25 °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

PMZ760SN **NXP Semiconductors**

N-channel TrenchMOS standard level FET

Thermal characteristics

Table 4. **Thermal characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	see Figure 4	-	-	50	K/W
R _{th(j-a)}	thermal resistance from junction to ambient		<u>[1]</u> _	670	-	K/W

[1] Mounted on a printed-circuit board; vertical in still air.




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration

N-channel TrenchMOS standard level FET

6. Characteristics

Table 5. Characteristics

 $T_j = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
V _{(BR)DSS}	drain-source breakdown	$I_D = 10 \ \mu A; \ V_{GS} = 0 \ V$				
	voltage	T _j = 25 °C	60	-	-	V
		T _j = −55 °C	55	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 0.25 \text{ mA}$; $V_{DS} = V_{GS}$; see Figure 9 and 10				
		T _j = 25 °C	1	2	3	V
		T _j = 150 °C	0.6	-	-	V
		T _j = −55 °C	-	-	3.5	V
I _{DSS}	drain leakage current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}$				
		T _j = 25 °C	-	-	1	μΑ
		T _j = 150 °C	-	-	100	μΑ
I _{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nΑ
R _{DSon}	R _{DSon} drain-source on-state	$V_{GS} = 10 \text{ V}; I_D = 0.3 \text{ A}; \text{ see } \underline{\text{Figure 6}} \text{ and } \underline{8}$				
resistance	resistance	T _j = 25 °C	-	760	900	$m\Omega$
		T _j = 150 °C	-	1400	1665	$m\Omega$
		$V_{GS} = 4.5 \text{ V}$; $I_D = 0.075 \text{ A}$; see Figure 6 and 8	-	1100	1600	$m\Omega$
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	I_D = 1 A; V_{DS} = 30 V; V_{GS} = 10 V; see <u>Figure 11</u> and <u>12</u>		1.05	-	nC
Q_{GS}	gate-source charge			0.2	-	nC
Q_{GD}	gate-drain charge			0.22	-	nC
$V_{GS(pl)}$	gate-source plateau voltage		-	4	-	V
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 30 \text{ V}; f = 1 \text{ MHz};$	-	23	-	pF
C _{oss}	output capacitance	see Figure 14	-	4.8	-	pF
C _{rss}	reverse transfer capacitance		-	3.4	-	pF
t _{d(on)}	turn-on delay time	V_{DS} = 30 V; R_L = 15 Ω ; V_{GS} = 10 V; R_G = 6 Ω	-	2	-	ns
t _r	rise time	153 00 1, 1.L 10 11, 163 10 1, 1.G 0 11		4	-	ns
t _{d(off)}	turn-off delay time			5	-	ns
t _f	fall time		-	2.2	-	ns
Source-d	Irain diode					
V _{SD}	source-drain voltage	$I_S = 0.3 \text{ A}; V_{GS} = 0 \text{ V}; \text{ see Figure 13}$	-	0.83	1.2	V

N-channel TrenchMOS standard level FET




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values





Fig 7. Transfer characteristics: drain current as a


function of gate-source voltage; typical values

 T_i = 25 °C and 150 °C; $V_{DS} > I_D \times R_{DSon}$



T_j = 25 °C


Fig 6. Drain-source on-state resistance as a function of drain current; typical values



$$a = \frac{R_{DSon}}{R_{DSon}(25\%C)}$$


Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature

N-channel TrenchMOS standard level FET




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature



 T_i = 25 °C; V_{DS} = 5 V

Fig 10. Sub-threshold drain current as a function of gate-source voltage



 $I_D = 1 A; V_{DS} = 30 V$

Fig 11. Gate-source voltage as a function of gate charge; typical values






Fig 12. Gate charge waveform definitions

N-channel TrenchMOS standard level FET



 T_j = 25 °C and 150 °C; V_{GS} = 0 V

Fig 13. Source current as a function of source-drain voltage; typical values



 $V_{GS} = 0 V$; f = 1 MHz

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

N-channel TrenchMOS standard level FET

7. Package outline

Leadless ultra small plastic package; 3 solder lands; body 1.0 x 0.6 x 0.5 mm **SOT883** e₁ 0.5 1 mm **DIMENSIONS (mm are the original dimensions)**

UNIT	A ⁽¹⁾	A ₁ max.	b	b ₁	D	E	е	e ₁	L	L ₁
mm	0.50 0.46	0.03	0.20 0.12	0.55 0.47	0.62 0.55	1.02 0.95	0.35	0.65	0.30 0.22	0.30 0.22

Note


1. Including plating thickness

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT883			SC-101			03-02-05 03-04-03

Fig 15. Package outline SO883 (SC-101)

N-channel TrenchMOS standard level FET

8. Soldering



N-channel TrenchMOS standard level FET

9. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
PMZ760SN _2	20070712	Product data sheet	-	PMZ760SN_01		
Modifications:	 The format of this data sheet has been redesigned to comply with the new guidelines of NXP Semiconductors. 					
	 Legal texts have been adapted to the new company name where appropriate. 					
	 Numerous updates and corrections have been made throughout the data sheet, and all tbd sections have been replaced, including <u>Figure 3</u>, <u>Figure 4</u>, <u>Figure 5</u>, <u>Figure 6</u>, and <u>Figure 12</u>. 					
PMZ760SN_01 (9397 750 11143)	20030224	Objective data sheet	-	-		

N-channel TrenchMOS standard level FET

10. Legal information

10.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

11. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

N-channel TrenchMOS standard level FET

12. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 1
3	Ordering information
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Soldering 10
9	Revision history
10	Legal information
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks12
11	Contact information
12	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

